Low latency digit-recurrence reciprocal and square-root reciprocal algorithm and architecture