Design and Evaluation of Approximate Logarithmic Multipliers for Low Power Error-Tolerant Applications